LYRTECH Industrial Partner

Perseus 601X - Lyrtech Perseus 601X CPU Board with Virtex-6 AMC with FMC...

larger image

Request Quote
For Price
Part Number:
Perseus 601X
Model Number:
Perseus 601X
Make:
LYRTECH
Lead Time:
Available
Qty In Stock:
Available

Lyrtech Perseus 601X CPU Board with Virtex-6 AMC with FMC site Simple Type: CPU Board

The Perseus 601X advanced mezzanine card (AMC) is designed around the powerful Virtex-6 FPGA, combining unsurpassed fabric flexibility and a colossal external memory, as well as benefiting from multiple high-pin-count, modular add-on FMC-based I/O cards. The Perseus 601X is intended for high-performance, high-bandwidth, low-latency processing applications. The card also takes full advantage of the Virtex-6 FPGA’s power, which, when combined with Lyrtech’s advanced software development tools, makes the Perseus 601X perfect for reducing size, complexity, risks and costs associated to leading-edge telecommunications, networking, industrial, defense and medical applications. On top this, the Perseus 601X’s FMC expansion site offers almost endless I/O possibilities.

Download the datasheet (PDF)

For Resellers and High Volume Orders:
Please request a quote to obtain preferred pricing.

Features

  • Available GTX base clocks — 100 MHz, 125 MHz, 156.25 MHz (PCIe/GigE/XAUI/SRIO)
  • Fabric clock — RX or TX (100 MHz PCIe, default)
  • FPGA and IPMI JTAGs on the Mestor interface
  • IPMI controller (based on the AVR version of the Pigeon Point AdvancedMC MMC)
  • Support for AMC R2.0 and R1.0 through onboard clock switch
  • Support for AMC R2.0 and R1.0 through onboard clock switch

Specifications

    General
  • AMC Connectivity: Two GigE ports (ports 0–1.) Two storage ports (ports 2–3.) Flexible fat pipes (ports 4–11) PCIe/SRIO/GigE/XAUI. User LVDS I/Os (ports 12–15.) RTM GTXs (ports 17–20.) TCLK A/B/C/D support for AMC R2.0/R1.0 through onboard clock switch. Fabric clock — RX or TX (100 MHz PCIe, default.)
  • Electrical: AMC 12 V main source, 3.3 V IPMI
  • Fabric Clock: RX or TX (100 MHz PCIe, default)
  • Fat Pipes: Flexible fat pipes (ports 4–11) PCIe/SRIO/GigE/XAUI
  • FPGA: Xilinx Virtex-6 FPGA
  • Front Panel: Mid-size AMC: Board mounted LEDs. FMC slot. Full Size AMC: Mestor expander slot. Board mounted LEDs. FMC slot
  • I/O Expansion: 8× GTX transceivers FMC DP[0–7]. 76× LVDS I/O [LA00-33/HA00-23/HB00-17]. 4× clock (2× FMC to FPGA and 2× bidirectional
  • I/O Expansion capabilities: High-pin-count VITA 57.1 FMC site. 8× GTX transceivers FMC DP[0–7]. 76× LVDS I/O [LA00-33/HA00-23/HB00-17]. 4× clock (2× FMC to FPGA and 2× bidirectional
  • IPMI Controller: Voltage monitor.Geographical address monitor. Temperatures monitors. Power/Reset controller. UART.
  • LAN: Two GigE ports (ports 0–1)
  • Mechanical: Mid-size AMC. Full-size AMC — with optional Mestor expander. AMC B+ edge connector
  • Memory: Default 1 GB, 64-bit DDR3 SDRAM SODIMM. 18 MB QDR2 SRAM (18 bits) — two banks of 9 MB. 64 MB NOR flash memory (16 bits) — for FPGA images, MicroBlaze boot code and user code. 128 MB DDR3 SRAM (8 bits) — for MicroBlaze FPGA applications.
  • Power Consumption: Total: less than 40 W (with LX240T)
  • Processor: Xilinx Virtex-6
  • Standards Compliance: AdvancedTCA base 3.0 (PICMG 3.0/3.1/3.4/3.5). AdvancedMC R2.0 (PICMG AMC.0/AMC.1/AMC.2/AMC.3/AMC.4). Support for AdvancedMC R1.0 also available. µTCA R1.0.VITA 57.1 FMC HPC (supports the rugged and commercial form factors). Hot swap. IPMI.
  • Storage: Two storage ports (ports 2–3)
  • The Perseus MBDK Edge: Interface and integrate with the interface libraries supplied with the Perseus in no time flat. Benefit from all-integrated configuration, simulation, and code generation advantages of the Perseus’ MBDK.FPGA and IPMI JTAGs LVDS user I/Os (×14), clock (×1) FPGA UART interface (serial RX/TX) [front panel mini-B USB interface on Mestor expander]

 

Applications

  • None Available

Aliases

  • None Available